

Optimal Design of Heatsink for 3 Phase Voltage Source Inverter System by Using Average Method

S.E. Cho

Department of Electrical Engineering, Seoil University Korea Seoil University gil 22 Jungnang-Gu, Seoul, Korea Tel: 82-2-490-7240 E-mail:secho@seoil.ac.kr

S.J. Park Department of Electrical Engineering, Chonnam Nationnal University Korea Yongbong-ro 77, Bug-gu, Kwangju, Korea Tel: 82-62-530-0748 E-mail:sjpark1@chonnam.ac.kr

Abstract

In this paper, to study the heat transfer characteristics of conduction, convection, radiation for heatsink, we considered the heat transfer characteristics of power electronics(IGBT). To confirm the power loss of power electronics, we analyzed relationship between the profile current ,varies according to the time and the average current of the profile. By this analysis, we proposed the heatsink model of optimization for temperature rise. Also, we varified that the temperature rise of heatsink is same in the profile current ,varies according to the time as well as in the average current of the profile. Furthermore, we resulted that the time response and heat resistor for heat sink is stable according to the heatsink's volume.

Keywords: Optimal design, Power electronics, Power loss, Heat sink, Temperature rise

1. Introduction

As a 3 phase inverter prevails, researches on added problems are also being implemented actively. A power semiconductor module is generally consisted with semi conductor chips, wire bonding connecting chips, a ceramic board chips are bonded on and a base plate supporting a board. These multiple materials have a different coefficient of thermal expansion under versatile temperature conditions and this will cause reduction of lifetime of a power semiconductor as thermal stress is induced into it. In addition, heat dissipation characteristic of a power semiconductor is related with lifetime and failure. The subject in this research is to verify loss of a power semiconductor by monitoring temperature of a heat sink in real time for guaranteeing lifetime of a power semiconductor. A power conversion device is consisted with several components, a power semiconductor for switching, a heat sink for lowering junction temperature of a power semiconductor, a fans attached to a heat sink for enhancing cooling capability and compounds to minimize heat resistance of a power semiconductor and a heat sink. If a single component is unstable, lifetime of a power semiconductor may not be guaranteed as it is optimized into system. While it is important to reduce cost by optimizing a power semiconductor into system and lowering rating, it is also important to enhance reliability by guaranteeing lifetime of a power semiconductor required by industry. Modern society requires minimization and low cost of a power conversion device due to fast development of industrial society. The largest part of a power conversion device is a heat sink. A research on a heat sink model for heat loss of a power semiconductor is quite mandatory to provide a minimized inverter by optimizing a heat sink of a 3- phase power inverter.

2. Analysis of heat transfer of a power semiconductor

A characteristic of a power semiconductor and that of a heat sink, such as conduction, convection and radiation, that is attached to a power semiconductor are analyzed. Heat flows to transfer from high temperature objects to low temperature ones according to the 2^{nd} law of thermodynamics. There are 3 types of heat transfer, conduction, convection

[1]

and radiation. Heat transfer by conduction is transfer of energy from more active particles to less active ones by interaction of particles in objects. Transfer in a solid is combination of molecular vibration in lattice and energy transfer of free electron. Heat transfer rate through objects differs not only in temperature gap but also in shape, thickness and materials of the object. Fourier's law of heat transfer is represented by formula 1. Heat transfer rate by conduction to certain direction is proportionate to the temperature slope and heat is conducted to the direction temperature is reduced and area A is always at right angle to the direction of heat transfer.

where, K = thermal conductivity of medium in watts/m-K or watts/in

A= cross-sectional area of medium normal to the heat flow path in^2 or cm^2

$$T =$$
 temperature of medium in

X = position along the medium in inch or cm

$$t = time in seconds$$

q = heat generated per unit volume in joule/^{cm²}

Thermal characteristics by transfer of a power semiconductor are similar to electrical ones. Temperature change has similarity relation with voltage change. Heat flow rate is similar to current flow. Therefore heat resistance has similarity with electric resistance R. In addition, heat conductivity K has similarity relation with electric conductivity. A power module is composed of versatile materials and overall heat resistance is addition of each heat resistance like serial connection of electric resistance. In case N numbers of heat resistances are connected serially, equivalente thermal resistance $({}^{\circ}tquiv)$ is represented as formula 2.

$$0_{\text{equiv}} = \dot{0}_1 + \dot{0}_2 + \dot{0}_3 + \dots + \dot{0}_N$$
[2]

$$j_{l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall k_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l,l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l} = 1 \text{ beat sink } \forall h_{l} \Delta \Psi_{l} = 1 \text{ beat sink } \forall h_{l} = 1 \text{ beat sink } \forall h_{$$

Where, $T_{j,j-1}$ = temperature at interface of layer j and j-1 $\Sigma_{i,0,j}$

 $\sum \Theta_{j,j-1}$ = sum of thermal resistance from interface of layer j and j-1 to the heat sink

In this case, temperature on specific location is represented as formula 3. In figure 1, internal thermal resistance of a power module is indicated with electric resistance having similarity. Temperature of two layers connected cannot be discontinuous. Therefore, taking figure 1 for example, temperature of bottom area of a chip(die) is same with that on the top of bonding material. If there are one and more heat paths from heat source to around a power module, equivalence heat resistance is deemed equivalence parallel of each heat resistance. This has similarity with parallel circuit of electric

resistance. If there are number N of heat paths, equivalente thermal resistance (θ_{equiv}) is represented as formula 4.

$$\frac{1}{e_{equiv}} = \frac{1}{e_1} + \frac{1}{e_2} + \frac{1}{e_3} + \cdots + \frac{1}{e_n}$$
[4]

Thermal flow analysis under transient state is represented as RC electric circuit in figure 2 and 3. Voltage of a capacitor (V_{C}) is charged from 0[V] to final value (V_{O}) in an exponential function as in formula 5.

 $\tau = \nabla_{\Theta}(1 - e^{-\Delta T})$ Temperature rise value(ΔT) across the material can be calculated by formula 6 and thermal time constant() under steady state can be represented by multiplying thermal resistance() with thermal capacity($\overline{L_{\theta}}$) as in formula 7. $\Delta T = T_{\Phi}(1 - e^{-\Delta T})$ [6]

Where, $^{\Delta T}$ = temperature difference

 T_{E} = temperature of steady state $\tau = \theta C_{e}$

From a curve of an exponential function in figure 3, time to reach 99.9[%] from formula 8 is obtained.

$$\frac{VT}{V_{\rm B}} = 1 - e^{-\frac{(k)}{2}} = 0.999$$

3. Analysis of temperature characteristic of a heat sink and modeling

3.1 Analysis of temperature characteristic of a heat sink for an inverter

In figure 4, the fast time constants of thermal resistance of a power semiconductor $({}^{I_{j}})$ and slow time constants of thermal resistance of a heat sink $({}^{T_{n}})$ are indicated. The time constant of thermal resistance of a power

[7]

[8]

[9]

semiconductor(T_j) is fast with several ten **milli-seconds**, but the time constant of a heat sink(T_h) is rather slow with several ten minutes.

In order to identify the power loss of a power semiconductor by monitoring temperature on a heat sink in real time, measurement and analysis of heat rise of a heat sink by electric load profiles and analysis of relation between average current and load current profiles are performed and modeling of a heat sink shall be provided un optimizing a heat sink and monitoring temperature of a heat sink. The result of temperature rise test is indicated in figure 5.

The slope is obtained by getting time to saturation after getting functional equation with non-linear curve fitting by dividing temperature rise range in 20 for reliability of data. Equation and shape of curve fitting function of current profile #1 in table 1 are indicated in figure 6. Figure 7 is the result of temperature rise test and equation and shape of curve fitting function of current profile #3 are indicated in figure 8.

3.2 Experimental analysis of temperature rise of profile #1 and #3

Analysis of temperature rise experiment probes that slope value divided in 20 is getting smaller in proportion average current is getting smaller in table 3. Slope (calculation) of profile #3 is calculated by multiplying slope of profile #1 with ratio of average current of profile #1 to that of profile #3. In this case, it is seen that an error rate falls within 10[%] in range except saturation are.

Average current ratio is useful when calculating temperature of a heat sink. This means that if The average current is known, temperature rise of a heat sink can be calculated with average current value ratio even though different sizes of current profiles are induced into load for a certain period.

In profile #1 and #3, functional equation of non-linear curve fitting is obtained from table 3 with formula 9.

$Y = Y_0 + A_1 \left(1 - e^{\left(- \frac{X}{Q} \right)} \right) + A_2 \left(1 - e^{\left(- \frac{X}{Q} \right)} \right)$

Where, Y = temperature of heat sink, x = time[second], Y_0 = initial temperature of heat sink

Thermal resistance at a measuring point of temperature rise of a heat sink can be identified designed with parallel circuit. Each item can be replaced with R-C circuit and thermal time constant can be identified from functional equation calculated from non-linear curve fitting function. Accurate thermal time constant is difficult to find when doing temperature rise test. Because it takes quite a long time to reach 5 tau of exponential function. In this case, time to reach saturation temperature can be easily obtained by functional equation of non-linear curve fitting. In equation of profile #1 and #3, average current ratio can be seen from ratio of A1 to A2 that represent size. Time corresponding to time constant of each profile #1 and #3 is represented as in figure 11 and table 5. In table 5, although current profile #1 and #3 have different current value, it is identified time to reach single, double and triple of time constant is almost identical.

Once modeling size and measuring location of temperature on a heat sink are fixed when modeling a heat sink, the principle that time constant is the same even in different current profile can be used in temperature simulation and optimization of a heat sink.

That means as time constant is always consistent and only saturation temperature is different, period of average current can be time constant of a heat sink even though volume of induced power is different.

3. Conclusion

In order to identify temperature characteristic of a heat sink, different ratings of current profiles are induced into a 3-phase AC reactor and temperature rise of a heat sink where a power semiconductor (IGBT) is bonded is monitored. At this time, time and saturation temperature are analyzed by each current profile until temperature of a heat sink is saturated. By doing this, it is identified that once average current is known, temperature rise of a heat sink can be calculated with average current value ratio even though different sizes of electric profiles are induced in load. And period of average current can be time constant of a heat sink as time constant is always consistent and only size of saturation temperature is different even though volume of induced power is different. Once modeling size and measuring location of temperature on a heat sink are fixed when modeling a heat sink, the principle that time constant is the same even in different current profile can be used in temperature simulation and optimization of a heat sink.

Acknowledgement

The present research has been conducted by the Research Grant of Seoil University in 2007

References

C.K.Loh, D.Nelson, D.JChou. (2001). Thermal characterization of fan-heat sink systems in miniature axial fan and micro blower airflow, Semiconductor Thermal Measurement and Management, 2001. Seventeenth Annual IEEE Symposium 20-22 March 2001 Page(s):111 – 116.

F.Auerbach, A.Lenniger. (1997). Power-Cycling-Stability of IGBT-Modules, IAS '97. Industry Applications Conference, IEEE Conference Record. Vol.2, pp.1248-1252, Oct. 1997.

H.De Lambilly, H.Keser. (1992). Failure Analysis of Power modules: A Look at the Packaging and Reliability of large IGBT's, Thirteenth IEEE/CHMT International. Electronics Manufacturing Technology Symposium, 1992. September 28-30, 1992, pp.366-370.

J.Richard Culham, Yuri S. Muzychka. (2001). Optimization of Plate Fin Heat Sinks Using Entropy Generation Minimization, Components and Packaging Technologies, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part A: Packaging Technologies, IEEE Transactions on] Vol 24, Issue 2, June 2001 Page(s):159 - 165

M.Ciappa, F.Carbognani, W.Fichtner. (2003). Lifetime modeling of Thermo-mechanics-Related Failure Mechanisms in High Power IGBT Modules for Traction Applications, Proc. ISPSD '03,Power Semiconductor Devices and ICs, 15th April 2003, pp.295-298.

M.ini, R.L.Webb. (2003). Heat rejection limits of air cooled plane fin heat sinks for computer cooling, Components and Packaging Technologies, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part A: Packaging Technologies, IEEE Transactions on] Vol 26, Issue 1, March 2003 Page(s):71 - 79

M.Iyengar, A.Bar-Cohen. (2003). Least-energy optimization of forced convection plate-fin heat sinks, Components and Packaging Technologies, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part A: Packaging Technologies, IEEE Transactions on] Vol 26, Issue 1, March 2003 Page(s):62-70

Mauro Ciappa and Wolfgang Fichtner. (2000). Lifetime Prediction of IGBT Modules for Traction Applications, Proc. IEEE International Reliability Physics Symposium, San Jose, 2000, pp. 210-216.

V.A.Sankaran, C.Chen, C.S.Avant, X.Xu. (1997). Power Cycling Reliability of IGBT Power modules, IAS '97., Industry Applications Conference. Vol.2, Oct. 1997, pp.1222-1227.

William W. Sheng and Ronald P. Colino. Power Electronics Modules Design and Manufacture, CRC PRESS.

	Load current profile #1						
	Full load up direction			Full load down direction			
	T1	T2	Т3	T4	Т5	Т6	Т7
Current[A]	27	27	15	7.5	7.5	9	22.5
Time[second]	1	0.25	15.5	3.25	1.25	15.5	3.25
	Load current profile #1-1(Average current)						
	Full load up direction			Full load down direction			
	T1	T2	Т3	T4	Т5	Т6	Τ7
Current[A]	12.48						
Time[second]	1	0.25	15.5	3.25	1.25	15.5	3.25
	Load current profile #3						
	Full load up direction			Full load down direction			
	T1	T2	Т3	T4	Т5	Т6	Т7
Current[A]	20.25	20.25	11.25	5.63	5.63	6.75	16.88
Time[second]	1	0.25	15.5	3.25	1.25	15.5	3.25
	Load current profile #3-1(Average current)						
	Full load up direction				Full load down direction		
	T1	T2	Т3	T4	Т5	Т6	Т7
Current[A]		9.36					
Time[second]	1	0.25	15.5	3.25	1.25	15.5	3.25

Table 1. Current value and time period for each load current profile

Load current profile #3						
Time[second]	Ideal value[°C]	Measured value[°C]	Slope(ideal)	Slope(measured)		
0.0000	27.5000	27.5000				
33.7500	29.2896	29.2765	0.0530	0.0526		
78.7500	30.9859	31.0530	0.0377	0.0395		
153.7500	32.9166	32.8295	0.0257	0.0237		
243.7500	34.6106	34.6060	0.0188	0.0197		
352.5000	36.3299	36.3825	0.0158	0.0163		
483.7500	38.2015	38.1590	0.0143	0.0135		
615.0000	39.9303	39.9355	0.0132	0.0135		
750.0000	41.5830	41.7120	0.0122	0.0132		
918.7500	43.4860	43.4885	0.0113	0.0105		
1102.5000	45.3704	45.2650	0.0103	0.0097		
1290.0000	47.1101	47.0415	0.0093	0.0095		
1496.2500	48.8312	48.8180	0.0083	0.0086		
1736.2500	50.6072	50.5945	0.0074	0.0074		
2002.5000	52.3263	52.3710	0.0065	0.0067		
2295.0000	53.9510	54.1475	0.0056	0.0061		
2748.7500	56.0151	55.9240	0.0045	0.0039		
3270.0000	57.8394	57.7005	0.0035	0.0034		
3870.0000	59.3932	59.4770	0.0026	0.0030		
5080.3700	61.3427	61.2535	0.0016	0.0015		
15118.0000	63.4505	63.0300	0.0002	0.0002		

Table 2. Temperature rise and slope values at load current profile #3

Profile #1	Profile #3		Error ratio(measured vs calculated)		
Slope(measured)	Slope(measured)	Slope(calculated)	slope		
0.0708	0.053	0.0531	1.00189		
0.0473	0.0377	0.035475	0.94098		
0.0307	0.0257	0.023025	0.89591		
0.0233	0.0188	0.017475	0.92952		
0.0208	0.0158	0.0156	0.98734		
0.0193	0.0143	0.014475	1.01224		
0.0179	0.0132	0.013425	1.01705		
0.0165	0.0122	0.012375	1.01434		
0.015	0.0113	0.01125	0.99558		
0.0137	0.0103	0.010275	0.99757		
0.0124	0.0093	0.0093	1.00000		
0.0112	0.0083	0.0084	1.01205		
0.0099	0.0074	0.007425	1.00338		
0.0086	0.0065	0.00645	0.99231		
0.0072	0.0056	0.0054	0.96429		
0.0058	0.0045	0.00435	0.96667		
0.0046	0.0035	0.00345	0.98571		
0.0033	0.0026	0.002475	0.95192		
0.0019	0.0016	0.001425	0.89063		
0.0002	0.0002	0.00015	0.75000		

Table 3. Comparison of the slope between measured value and calculated value at current profile #3

	#1	#3
Yn	23.74	27.50
A1	45.86	3.17
τ ₁	1870.15	71.49
A2	3.50	32.78
τ2	53.71	1854.30

Table 4. Comparison of constant value of functional equation between profile #1 and #3

Table 5. A comparison of the time constant by using functional equation between profile #1 and #3

	time constant (63.21%)		time const	ant*2	time constant*3	
			(86.46%)		(95.02%)	
	temperature	time (min)	temperature	time (min)	temperature	time (min)
profile #1	54.80	29	66.23	59	70.44	88.76
profile #3	50.13	28	58.46	58	61.52	87.55





where, θ_1 = thermal resistance of die θ_2 = thermal resistance of die attach θ_3 = thermal resistance of substrate θ_4 = thermal resistance of substrate attach θ_5 = thermal resistance of package T_j = junction temperature T_{case} = case temperature



Figure 2. Resistor-capacitor network and time response



Figure 3. Thermal network and time response



Figure 4. A comparison of time response of thermal resistance of power electronics and Heat-sink



Figure 5. The test of temperature rise at current profile #1



Figure 6. Functional equation and graph by using non-linear curve fitting for load current profile #1



Figure 7. The test of temperature rise at load current profile #3



Figure 8. Functional equation and graph by using non-linear curve fitting for load current profile #3



Figure 9. Comparison of slope of the temperature rise between profile #1 and #3



Figure 10. Comparison of the temperature rise between profile #1 and #3



Figure 11. A Comparison of the temperature rise by using functional equation between profile #1 and #3