Design and Implementation of Three Phase Parallel DC - DC Converter for Low Power and Distribution Applications

M. Joly & R. Ramaprabha

1 Department of Electrical Engineering, Saveetha Engineering College, Saveetha Nagar, Thandalam, Chennai, Tamilnadu, India
2 Department of Electrical Engineering, SSN College of Engineering, Rajiv Gandhi Salai, Kalavakkam-603110, Chennai, Tamilnadu, India

Correspondence: M. Joly, Department of Electrical Engineering, Saveetha Engineering College, Saveetha Nagar, Thandalam, Chennai, India. Tel: 91-442-681-1499/599. E-mail: jolyhinoj@yahoo.co.uk

Received: November 11, 2014     Accepted: November 18, 2014     Online Published: March 1, 2015

doi:10.5539/mas.v9n4p193          URL: http://dx.doi.org/10.5539/mas.v9n4p193

Abstract
The steady state stability and performance characteristics of dc grid in electric power system used for low power and building applications are very crucial. When one converter alone extends power to all loads, life of the system is reduced due to increase in temperature, and there is limitation for expansion of capacity. These limitations are overcome by parallel functioning of bidirectional extended dc-dc converter. In this paper design and simulation of three phase parallel bidirectional dc-dc converter is discussed. The ability and performance of the system to get ripple reduction and steady state output is verified through simulation and experimentation. The design proposed can be used in dc distribution system construction and low power applications.

Keywords: bidirectional dc-dc converter, buck-boost converter, dc distribution system, pulse width modulation

1. Introduction
A few techniques exist to accomplish dc-dc voltage conversion. Each of these routines has its particular own profits and hindrances, contingent upon various working conditions and details. Voltage conversion ratio range, the maximal yield power, power conversion efficiency, number of parts, power density, galvanic separation of data and yield, and so forth are some examples. At this point when outlining the complete incorporated dc-dc converters these details for the most part remain pertinent, all things considered some of them will put on weight, as more confinements rise. For example the utilized IC innovation, the IC engineering choices and the accessible chip region will be prevailing for the preparation cost, which confines the quality component of the passive segments (Woywode and Guldner et al., 2000). These restricted qualities will thus have a huge effect upon the decision of the conversion system (Jaber Abu-Qahouq and Issa Batarseh, 2000).

Dc-dc power converters are utilized in all mixture provisions, including power supplies for PCs, office utilities; space craft frameworks, telecommunications, computers, and additionally dc engine drives. The data to dc-dc converter is an uncontrolled dc voltage $V_g$. The converter processes a directed yield voltage $V$, which have a magnitude that varies from $V_g$. For instance, in an elevator of power supply, 120 V or 240 V utility voltages is redressed, generating a dc voltage of more or less 170 V or 340 V, individually. Dc-dc converter, when used with computers diminishes the voltage to the managed 5 V or 3.3 V needed by the processor ICs (Mohammad, 1993). High productivity is perpetually needed, since cooling of wasteful power converters are troublesome and unmanageable (Mohan Ned et al., 1995). The perfect dc-dc converter displays 100 % proficiency; in actual practice, efficiencies of 70 % to 95 % are normally acquired. The chopper circuits whose components disperse immaterial power are utilized for this (Adel, 2006).

In this paper, an application of three phase parallel connected dc-dc converter in distribution of load for building applications is designed. The ripple reduction has been achieved via proper PWM technique and the ability of ‘m’ phase proposed converter arrangement has been validated through experimentation. The following sections describe the design structure and hardware implementation (Williams, 1992).

With the fast development of electronic system, the disadvantage of dc power system, such as voltage degeneration has minimized. Also according to growth in renewable energy, dc power system has been taken its
position when compared to ac power system. Also due to advantage of unity power factor, lack of frequency, made dc power system more advantageous. In case of dc conversion method, double stage power conversion can be avoided, which is there in ac power system. This dc-dc converter has an advantage that it avoids the use of conventional three phase isolated high frequency transformer. Also the filters at the output and input stages, makes the switching frequency, three times, which will reduce the ripple current.

2. Description of the Parallel Connected DC-DC Converter

For building applications, dc distribution system is fed from 380 Vrms. As dc-dc converter system is of boost type, the output is 650Vdc. Distribution voltage is 380 Vdc and it is achieved by combining buck-boost bidirectional power converter. To improve transient stability, the parallel connection of converter is used. By sharing the current in three phases, the switching frequency can be improved. The flow of current in buck and boost mode for dc-dc converter is showed in Figure 1. Switches of each phase are operated simultaneously through control. In buck mode flow of current is from source to load and in boost mode flow of current is from load to source (Chi-Hwan et al, 2012).

![Figure 1. Modes of operation of three phase dc-dc converter](image)

Figure 2 shows the block diagram of a dc distribution system. Substantial obligation supplies could be worked all the more easily by utilizing three stage power on the grounds that the voltage might be transmitted and conveyed over long distances. Power conversion and circulation frameworks utilize delicate frameworks to store the inrush current produced. At point when charging the dc link capacitor, a substantial transient current and voltage outings are brought on by high inrush current. These can result harm to the connection capacitor. LCL channel smoothen the output current and consequently minimizes the measure of current distortion factor to the lattice. As opposed to utilizing transformer, switching converter can additionally be utilized to step down the input voltage, in light of the fact that normally the output produced is at a different voltage level than the data. Furthermore, dc-dc converters are utilized to give noise reduction, power bus compensation, and so on (Konstantin, 1999).

Figure 3 shows control blocks for the dc-dc converter. The current present in each one phase is controlled by a PI controller and HF carrier. It is then given to dc-dc converter. Thus voltage in each one stage is controlled by PI current controller and it is given to dc-dc converter. By utilizing relative part, error could be lessened if there is any deviation in the ratio of the system, yet with decrease in stability. Integral part of the controller guarantees diminished steady state error without bargaining stability.

![Figure 2. Block diagram of dc distribution system](image)
3. Design of DC-DC Converter

The design for two different modes namely buck and boost are presented in this section. The buck source voltage and the given load voltage are selected as 12 V and 9 V respectively. Duty cycle of the buck converter is 0.75. When 12 V input voltage is given steady state dc voltage of 9 V is obtained. Similarly when the input voltage to the boost converter is 12 V, the output is 40 V, so that the duty ratio is 0.7 (Tse and Guldner, 1999; Woywode and Guldner, 2000).

3.1 Buck Mode

During the On period, the input voltage \( V_i \) will come across the inductor, and a change in current \( I_L \) will be there for a time period \( \Delta t \) and it is given by

\[
\Delta I_L = \frac{V_i}{L} \Delta t
\]  

The values are chosen so that \( \Delta I_{Lon} \) is equal to \( \Delta I_{Loff} \). After on-period, the increase in \( I_L \) is noted as,

\[
\Delta I_{Loff} = \frac{1}{L} \int_{D_{ton}}^{T} V_i \, dt = \frac{-V_0}{L} = 0.25 \mu A
\]  

\[
\left\{ \begin{array}{l}
V_1 - V_0 DT - V_0 (1-D)T = 0 \\
V_0 - DV_1 = 0 \\
D = 0.75
\end{array} \right.
\]

\[
C_{min} = \frac{(1-D)V_0}{8V_1 L^2} = 700 \mu F
\]

\[
L_b = \frac{(1-D)^2}{2f} = 360 \mu F
\]

3.2 Boost Mode

To get the same ripple current the following design equations are used for boost mode.

\[
\Delta I_{Loff} = \frac{1}{L} \int_{D_{ton}}^{T} (V_1 - V_0) \, dt = \frac{12 \times 0.7 \times 400 \times 10^{-6}}{10000} = 33.6 \mu A
\]  

\[
\Delta I_{Lon} + \Delta I_{Loff} = 0
\]

\[
\Delta I_{Lon} + \Delta I_{Loff} = \frac{V_i DT}{L} + \frac{(V_1 - V_0) (1-D)T}{L}
\]
The buck and boost inductance and capacitance have been selected as 400 µH and 780 µF respectively (as designed in Section 3.1 and Section 3.2). The simulation parameters are listed in Table 1 and the corresponding results are presented in Figure 4 and Figure 5. Figure 4 (a) and Figure 4 (b) show the corresponding PWM pulses given to upper and lower switches. Figure 4 (c) corresponds to the source voltage given to the buck converter. Figure 4 (d) gives the variation of the output voltage (9 V) with reference to time for an input voltage of 12 V of the desired buck converter. Figure 5 (a) and Figure 5 (b) show the corresponding PWM pulses given to lower and upper switches. Figure 5 (c) corresponds to the source voltage given to the boost converter. Figure 5 (d) gives the variation of the output voltage (34 V) with reference to time for an input voltage of 12 V of the desired boost converter.

Table 1. Parameters used to design dc-dc converter

<table>
<thead>
<tr>
<th>S. No</th>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Buck Inductor</td>
<td>400 µH</td>
</tr>
<tr>
<td>2</td>
<td>Buck Input Voltage</td>
<td>12 V</td>
</tr>
<tr>
<td>3</td>
<td>Buck Output Voltage</td>
<td>9 V</td>
</tr>
<tr>
<td>4</td>
<td>Buck Capacitor</td>
<td>780 µF</td>
</tr>
<tr>
<td>5</td>
<td>Switching frequency</td>
<td>10 kHz</td>
</tr>
<tr>
<td>6</td>
<td>Buck Load resistance</td>
<td>320 Ω</td>
</tr>
<tr>
<td>7</td>
<td>Boost capacitor</td>
<td>800 µF</td>
</tr>
<tr>
<td>8</td>
<td>Boost Inductor</td>
<td>400 µH</td>
</tr>
<tr>
<td>9</td>
<td>Boost Input Voltage</td>
<td>12 V</td>
</tr>
<tr>
<td>10</td>
<td>Boost Output Voltage</td>
<td>40 V</td>
</tr>
<tr>
<td>11</td>
<td>Boost Load resistance</td>
<td>100 Ω</td>
</tr>
</tbody>
</table>

Figure 4. (a) Upper switches PWM, (b) Lower switches Pulse, (c) Buck input voltage, (d) Buck output voltage
5. Hardware Implementation

To ensure the effectiveness of proposed converter, 200 W laboratory prototype has been built for validating the simulation results. IRF 540 is used as control switches for the buck and boost circuits. The control signals fed to the gate of the switching devices are fed through gate driver circuit which acts as special isolator and also it supplies the 20mA current required for the micro controller. Microcontroller PIC16F877A could be programmed as timers and control the production line of the boost load and gate driver circuit. LM324 is used as signal conditioning device, does the filtering of unwanted pulses and boost up to the required data.

6. Results

Figure 7 (a) denotes the steady state linear response when the input voltage varying from 10V to 15V, for the buck converter. Figure 7 (b) specifies a constant voltage of 10 V when an input of 12 V is given. Figure 7 (c) & Figure (d) shows the input current of 60mA and output of 20 mA. Figure 7 (e) shows the PWM for lower switches and Figure 7 (f) shows the reverse current flow of 40 mA. Figure 8 (a) shows the steady output voltage of 38V, when the input voltage varies from 10 V to 15 V for the boost converter. Figure 8 (b) shows the constant voltage of 38 V when an input voltage of 16V is given. Figure 8 (c) & Figure 8 (d) shows the input current of 420 mA and output current of 50 mA. Figure 8 (e) shows the PWM for upper switches and Figure 8 (f) shows the reverse current for 50mA. The ripples in output voltage and current waveforms can be reduced by putting properly designed snubber circuits. Voltage ripples of around 3.1 % and current ripples of around 19 % have been observed.
Figure 7. (a) Output voltage for varying input, (b) Output voltage for constant input, (c) Input current, (d) Output current, (e) PWM output, (f) Reverse current for boost mode

Figure 8. (a) Output voltage for varying input, (b) Output voltage for constant input, (c) Input current, (d) Output voltage at constant input, (e) PWM for output switches, (f) Varying input reverse current at buck mode

Huge inductance values have a tendency to expand the start-up time somewhat while little inductance permit the loop currents to increase to larger amounts before the switch is made to off position. Ferrite core inductors are proposed here. It is ought to be guaranteed that the saturation current rating of inductor is effective and it is to be utilized in a coil of low resistivity. Boost inductance is chosen with least permitted ripple and with least duty ratio, D, at most extreme data voltage. With specified switching frequency, the value of boost inductor may be designed accordingly.

7. Conclusion

In this paper, a new control approach for parallel dc-dc converter is described. The analysis and design and implementation of the strategy have been done. This proves there is an equal distribution of current in each converter and there is a gain of steady voltage even under varying input conditions. The small capacitance connected with the dc-dc converter reduces the current flowing in the device and smoothens the ZVS operation of the switches. Improved transient response and reduction in ripple voltage has been tested by simulation and hardware results. This dc distribution system can be fitted for switching facilities, in telecommunication systems,
buildings and routers. A very less power loss and improved response in the generation and distribution is ensured by this system.

References


Copyrights

Copyright for this article is retained by the author(s), with first publication rights granted to the journal.
This is an open-access article distributed under the terms and conditions of the Creative Commons Attribution license (http://creativecommons.org/licenses/by/3.0/).